



The XDX and XCTLx lines presently have no function. They are there to provide communication between the 2 Xilinx Vertex chips and the Hitachi H8S controllers if needed.




Title DSP Host Port Interface



Title	
PTA Interface	
Size B	Document Number GAD/ESEx
Rev 1	

Date: Monday, September 24, 2001 Sheet 4 of 11










Title
DSP0 Mezzanine Connector

Size B Document Number GAD/ESEx


Rev 1






Date: Tuesday, September 25, 2001 Sheet 5 of 11



Title DSP1 Mezzanine Connector

Size B	Document Number GAD/ESEx	Rev 1
Date:	Tuesday, September 25, 2001	Sheet 6 of 11





Hierachical Inputs

```

graph LR
    MEZ3_BM[MEZ3_BM[0:4]] --> MEZ3_BM0[MEZ3_BM[0:4]]
    MEZ3_RST[MEZ3_RST*] --> MEZ3_RST0[MEZ3_RST*]
    MEZ3_RST0 --> MEZ3_RST*
    HPI_HAS[HPI_HAS*] --> HPI_HAS0[HPI_HAS*]
    HPI_HDS0[HPI_HDS0*] --> HPI_HDS00[HPI_HDS0*]
    HPI_HDS1[HPI_HDS1*] --> HPI_HDS11[HPI_HDS1*]
    HPI_HWR[HPI_HWR*] --> HPI_HWR0[HPI_HWR*]
    HP3_HCNTL0[HP3_HCNTL0] --> HP3_HCNTL00[HP3_HCNTL0]
    HP3_HCNTL1[HP3_HCNTL1] --> HP3_HCNTL11[HP3_HCNTL1]
    HP3_HCS[HP3_HCS*] --> HP3_HCS0[HP3_HCS*]
    HP3_HHWIL[HP3_HHWIL] --> HP3_HHWIL0[HP3_HHWIL]

```

Hierachical Outputs

```

    graph LR
      HPI3_HRDY["HPI3_HRDY*"] --> V_DSP3
      HPI3_HINT["HPI3_HINT*"] --> V_DSP3
      MEZ3_ID0["MEZ3_ID0"] --> V_DSP3
      MEZ3_ID1["MEZ3_ID1"] --> V_DSP3
      GND((GND)) --- V_DSP3
  
```

Hierachical Bi-Dirs

The diagram illustrates the connection between the **P3_LEDG*** pin and the **RP13** pin. The connection path is as follows:

- P3_LEDG*** connects to the **GRN** input of a logic buffer (BUF).
- The output of the BUF connects to the **INV** (inverter) input.
- The output of the INV connects to the **RP13** pin.
- The **INV** also has a feedback connection to its own input.

Title DSP3 Mezzanine Connector

Size Document Number
B GAD/ESEx

Re

